FPGA buffer descripter is full received in 2800 routers. Output interpreter is not clear on this. There is no specific document for this error. Please suggest.
Find answers to your questions by entering keywords or phrases in the Search bar above. New here? Use these resources to familiarize yourself with the community: