How to implement that in a 3550 switch can you help.

imranraheel wrote:
How to implement that in a 3550 switch can you help.

Firstly your 3550 needs to be running the EMI image. If it is running the SMI image it will not support PBR.

Assuming vlan 2 is 192.168.5.0 255.255.255.0

access-list 101 permit ip 192.168.5.0 255.255.255.0 any

route-map PBR permit 10

match ip address 101

set ip next-hop

int vlan 2

ip policy route-map PBR

The above config will send ALL traffic from vlan 2 to the next-hop IP address in the above config.

If you only want to send some traffic then you need to be more specific in your acl.

Jon

Cisco IOS Software, C3550 Software (C3550-IPSERVICESK9-M), Version 12.2(35)SE, R
ELEASE SOFTWARE (fc2)
Copyright (c) 1986-2006 by Cisco Systems, Inc.
Compiled Sun 03-Dec-06 14:34 by yenanh
Image text-base: 0x00003000, data-base: 0x00E85C24

ROM: Bootstrap program is C3550 boot loader

MIXIT_Switch1 uptime is 5 days, 1 hour, 59 minutes
System returned to ROM by power-on
System restarted at 13:50:32 Eastern Wed Jan 6 2010
System image file is "flash:c3550-ipservicesk9-mz.122-35.SE/c3550-ipservicesk9-m
z.122-35.SE.bin"

This product contains cryptographic features and is subject to United
States and local country laws governing import, export, transfer and
use. Delivery of Cisco cryptographic products does not imply
third-party authority to import, export, distribute or use encryption.
Importers, exporters, distributors and users are responsible for
compliance with U.S. and local country laws. By using this product you
agree to comply with applicable laws and regulations. If you are unable
to comply with U.S. and local laws, return this product immediately.

A summary of U.S. laws governing Cisco cryptographic products may be found at:
http://www.cisco.com/wwl/export/crypto/tool/stqrg.html you require further assistance please contact us by sending email to
export@cisco.com. WS-C3550-48 (PowerPC) processor (revision L0) with 65526K/8192K bytes of m
emory.
Processor board ID CAT0812X0WX
Last reset from warm-reset
Running Layer2/3 Switching Image

If

Cisco

48 FastEthernet interfaces
2 Gigabit Ethernet interfaces

The password-recovery mechanism is enabled.
384K bytes of flash-simulated NVRAM.
Base ethernet MAC Address: 00:0F:8F:E9:63:80
Motherboard assembly number: 73-5701-09
Power supply part number: 34-0967-02
Motherboard serial number: CAT08120A28
Power supply serial number: LIT080602QF
Model revision number: L0
Motherboard revision number: A0
Model number: WS-C3550-48-SMI
System serial number: CAT0812X0WX
Configuration register is 0x10F

Thats the version which I have.Can you let me know if PBR works in it

Yes this should support PBR.

Jon

Jon is correct in his answer. Here is a link which will run down the flexability you have with PBR.

http://www.cisco.com/en/US/docs/ios/12_2/qos/configuration/guide/qcfpbr_ps1835_TSD_Products_Configuration_Guide_Chapter.html