12-05-2007 01:11 AM - edited 03-05-2019 07:49 PM
FPGA buffer descripter is full received in 2800 routers. Output interpreter is not clear on this. There is no specific document for this error. Please suggest.
12-05-2007 01:33 AM
Hi ,
Better open a TAC case with cisco to resolve the issue quickly.
Thanks,
satish
12-05-2007 02:59 AM
Hi Sathish,
Thanks for your input. I will do the same.
Discover and save your favorite ideas. Come back to expert answers, step-by-step guides, recent topics, and more.
New here? Get started with these tips. How to use Community New member guide